


## P-channel enhancement mode MOS transistor

BSH201

### FEATURES

- Low threshold voltage
- Fast switching
- Logic level compatible
- Subminiature surface mount package

### SYMBOL



### QUICK REFERENCE DATA

$V_{DS} = -60 \text{ V}$   
 $I_D = -0.3 \text{ A}$   
 $R_{DS(ON)} \leq 2.5 \Omega (V_{GS} = -10 \text{ V})$

### GENERAL DESCRIPTION


P-channel, enhancement mode, logic level, field-effect power transistor. This device has low threshold voltage and extremely fast switching making it ideal for battery powered applications and high speed digital interfacing.

The BSH201 is supplied in the SOT23 subminiature surface mounting package.

### PINNING

PIN	DESCRIPTION
1	gate
2	source
3	drain

### SOT23



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage		-	-60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	-60	V
$V_{GS}$	Gate-source voltage		-	$\pm 20$	V
$I_D$	Drain current (DC)	$T_a = 25 \text{ }^\circ\text{C}$	-	-0.3	A
$I_{DM}$	Drain current (pulse peak value)	$T_a = 100 \text{ }^\circ\text{C}$	-	-0.19	A
$P_{tot}$	Total power dissipation	$T_a = 25 \text{ }^\circ\text{C}$	-	-1.2	A
$T_{stg}, T_j$	Storage & operating temperature	$T_a = 25 \text{ }^\circ\text{C}$	-	0.417	W
		$T_a = 100 \text{ }^\circ\text{C}$	-55	0.17	W
				150	$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th,j-a}$	Thermal resistance junction to ambient	FR4 board, minimum footprint	300	-	K/W

P-channel enhancement mode  
MOS transistor

BSH201

**ELECTRICAL CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = -10 \mu\text{A}$	-60	-	-	V	
$V_{GS(\text{TO})}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = -1 \text{ mA}$	-1	-1.9	-	V	
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -160 \text{ mA}$ $V_{GS} = -4.5 \text{ V}; I_D = -80 \text{ mA}$ $V_{GS} = -10 \text{ V}; I_D = -160 \text{ mA}; T_j = 150^\circ\text{C}$	-0.4 $T_j = 150^\circ\text{C}$	-	2.1 2.7 3.6	2.5 3.75 4.25	$\Omega$
$g_{fs}$	Forward transconductance	$V_{DS} = -48 \text{ V}; I_D = -160 \text{ mA}$	0.1	0.35	-	S	
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	$\pm 10$	$\pm 100$	nA	
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = -48 \text{ V}; V_{GS} = 0 \text{ V}$	-	-50	-100	nA	
				$T_j = 150^\circ\text{C}$	-1.3	-10	$\mu\text{A}$
$Q_{g(\text{tot})}$	Total gate charge	$I_D = -0.5 \text{ A}; V_{DD} = -10 \text{ V}; V_{GS} = -10 \text{ V}$	-	3	-	nC	
$Q_{gs}$	Gate-source charge		-	0.5	-	nC	
$Q_{gd}$	Gate-drain (Miller) charge		-	0.4	-	nC	
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = -10 \text{ V}; I_D = -0.5 \text{ A}$	-	2	-	ns	
$t_r$	Turn-on rise time	$V_{GS} = -10 \text{ V}; R_G = 6 \Omega$	-	4.5	-	ns	
$t_{d\text{ off}}$	Turn-off delay time	Resistive load	-	45	-	ns	
$t_f$	Turn-off fall time		-	20	-	ns	
$C_{iss}$	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = -48 \text{ V}; f = 1 \text{ MHz}$	-	70	-	pF	
$C_{oss}$	Output capacitance		-	15	-	pF	
$C_{rss}$	Feedback capacitance		-	5	-	pF	

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	$T_a = 25^\circ\text{C}$	-	-	-0.3	A
$I_{DRM}$	Pulsed reverse drain current		-	-	-1.2	A
$V_{SD}$	Diode forward voltage	$I_F = -0.38 \text{ A}; V_{GS} = 0 \text{ V}$	-	-0.97	-1.3	V
$t_{rr}$	Reverse recovery time	$I_F = -0.25 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	38	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0 \text{ V}; V_R = -48 \text{ V}$	-	58	-	nC

## P-channel enhancement mode MOS transistor

BSH201




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D,25}^{\circ\text{C}} = f(T_a)$




Fig.4. Transient thermal impedance.  
 $Z_{th,j-a} = f(t)$ ; parameter  $D = t_p/T$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D,25}^{\circ\text{C}} = f(T_a)$ ; conditions:  $V_{GS} \leq -10$  V




Fig.5. Typical output characteristics,  $T_j = 25$  °C.  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig.3. Safe operating area.  $T_a = 25$  °C  
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.6. Typical on-state resistance,  $T_j = 25$  °C.  
 $R_{DS(on)} = f(I_D)$ ; parameter  $V_{GS}$

## P-channel enhancement mode MOS transistor

BSH201




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$




Fig. 10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25\text{ }^\circ\text{C}$




Fig. 9. Normalised drain-source on-state resistance.  
 $R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$




Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$

P-channel enhancement mode  
MOS transistor

BSH201




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

## P-channel enhancement mode MOS transistor

BSH201

### MECHANICAL DATA




Fig.15. SOT23 surface mounting package.

#### Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".

P-channel enhancement mode  
MOS transistor

BSH201

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1998</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.